Translation Branch Request Form for Translation The world of foreign prior art to you. U. S. Serial N .: Requester's Name: Steven Loke Phone No.: Fax No.: PTO 2001-1874 Office Location: CP4-4A13 Art Unit/Org. : S.T.I.C. Translations Branch Group Director: Rolf Hille Is this for Board of Patent Appeals? Phone: 308-0881 Fax: 308-0989 Date of Request: Location: Crystal Plaza 3/4 Date Needed By: Room 2C01 (Please do not write ASAP-indicate a specific date) SPE Signature Required for RUSH: To assist us in providing the most cost effective service, **Document Identification (Select One):** **(Note: Please attach a complete, legible copy of the document to be translated to this form)** please answer these questions: Will you accept an English 1. **Patent** Document No. Language Equivalent? Language No (Yes/No) **Country Code Publication Date** (filled by STIC) Will you accept an English abstract? Author No (Yes/No) Language Country Type of Document Would you like a consultation Country with a translator to review the Language document prior to having a D cument Delivery (Select Preference): complete written translation? Delivery to nearest EIC/Office Date: (STIC Only) Call for Pick-up Date: / (STIC Only) (Yes/No) Fax Back Date: (STIC Only) STIC USE ONLY KKI Copy/Search Translation Processor: Date logged in: Date assigned: PTO estimated words: Date filled: Number of pages: Equivalent found: **In-House Translation Available:** (Yes/No) In-House: Contractor:

Translator:

Assigned:

Returned:

Name:

Sent:

Priority:

Returned:

Doc. No.:

Country:

Remarks:

02-18961

Jan. 23, 1990 L2: 1 of 1 MANUFACTURE OF SEMICONDUCTOR SUBSTRATE

INVENTOR: SEIICHI IWAMATSU

ASSIGNEE: SEIKO EPSON CORP, et al. (30)

APPL NO: 63-169592

DATE FILED: Jul. 7, 1988 PATENT ABSTRACTS OF JAPAN

ABS GRP NO: E0910

ABS VOL NO: Vol. 14, No. 163 ABS PUB DATE: Mar. 29, 1990 INT-CL: H01L 27/12; H01L 21/76

ABSTRACT:

PURPOSE: To prevent separation of an Si film from the bonding face of an ... SOI substrate, etc., by implanting ions into a bonding interface when Andrews Transfer bonding silicon with silicon with silicon oxide, or silicon bonding silicon with silicon, silicon with silicon oxide by silanol action.

CONSTITUTION: A surface of an Si substrate where an SiO.sub.2 film 2 is formed in the thickness of about 13mm and the surface of other Si substrate where an SiO.sub.2 film 3 is formed in the thickness of about 1.mu.m are brought into contact and are heated to several hundreds degree. That is, by silanol reaction, the SiO.sub.2 film 2 and the SiO.sub.2 film 3 are bonded, and the reverse of the other Si substrate is polished leaving the Si film 4 about 2.mu.m in thickness. At this stage, ions of Si, O, N, H, P, B, As, etc., are implanted 6 to the whole face at about three millions electron volt so that the concentration distribution of ion kind may be maximum just at the interface 5. Hereby, a kind of ion beam mixing action occurs in the interface 5, and then partial separation also ceases to be generated by heating. also ceases to be generated by heating.

4 記むつる数

逆まりににため、正定策

الحكية المحاولات

もこがおといれたといまでが名が見がもコンを室

① 特許出願公開

⑫公開特許公報(A) 平2-18961

®Int. Cl. 3 H 01 L

庁内整理番号 識別記号

@公開 平成2年(1990)1月23日

27/12 21/76

7514-5F 7638-5F D

審査請求 未請求 請求項の数 1 (全2頁)

半導体基板の製造方法 図発明の名称

> 顧 昭63-169592 20特

昭63(1988)7月7日 四出

長野県諏訪市大和3丁目3番5号 セイコーエブソン株式 皼 岩 松 @発

会社内

東京都新宿区西新宿2丁目4番1号 願 人 セイコーエブソン株式 の出

会社

外1名 個代 理 人 弁理士 上柳 雅誉

PTO 2001-1874

S.T.I.C. Translations Branch

1. 発明の名称

半導体基板の製造方法

2 特許請求の範囲

シリコンとシリコンあるいはシリコンと酸化シ リコンあるいは酸化シリコンと酸化シリコンとを シラノール反応により接着するに際し、接着界面 にイオン打込みを行なう事を特徴とする半導体基 板の製造方法。

3. 発明の辞期な説明

[産業上の利用分野]

本発明はSOI(Silicon on Insulator)基 板等の製造方法に関する。

[従来の技術]

従来、シリコンとシリコンあるいはシリコンと 酸化シリコンあるいは酸化シリコンと酸化シリコ

ンとをシラノール反応による接着する技術は良く 知られた技術であり、該技術を用いてSOI基板 等が製作されている。

[発明が解決しようとする課題]

しかし、上配従来技術によると、接着面に於て 部分的に剝離が生するという課題があった。

本発明は、かかる従来技術の課題を解決し、接 着面に於て部分的な剝離が生じないようにする新 しいS01基板等の製造方法を提供する事を目的 とする。

[課題を解決するための手段]

本発明は、シリコンとシリコンあるいはシリコ ンと酸化シリコンあるいは酸化シリコンと酸化シ リコンとをシラノール反応により接着するに際し 、接着界面にイオン打込みを行なうことを特徴と する。



[夹施例]

以下、実施例により本発明を静述する。

第1 図は本発明の一実施例を示す80 I 基板の 製造方法における要部の断面図である。すなわち 、 S 1 基板 1 の 装面には S 1 O 2 膜 (1) 2 を 1 μ m 厚さ程度形成し、他のSi基板の表面に1μπ厚 さ程度形成したSi0。膜(2)3とを接し、数百度 に加熱することにより、シラノール反応により S i O 。 膜(1) 2 と S i O 。 膜(2) 3 とを接着し、他 の81基板の裏面から研磨を施して、81膜4を 2 μ m 厚程度残存させる。この段階では、未だ S i O 。 膜(1) 2 と S i O 。 膜(2) 3 とは仮接着の段 踏であり、例えば 1 0 0 0 0 程度に加熱すると、 界面5では部分的に剝離する。そこで、この段階 で予じめSi,O,N,H,P,B,As等のイ オンをイオン打込みるとして全面に300万電子 ポルト程度にて、丁度界面 5 にイオン種の歳度分 布が最大になる様に打込むと、該界面5により、 一種のイオン・ビーム・ミキシング作用が起こり 、その後の加熱により部分的な剝離も発生しなく

なる。

[発明の効果]

本発明により、 S O I 基板等の接着面からの S I 膜の剝離を防止することができる効果がある

4. 図面の簡単な説明

第1 図は本発明の一実施例を示す S O I 基板の 製造法における 要部の断面図である。

2 ··· ··· S i O z 膜(1)

3 ··· ··· S i O z 膜(2)


4 … … … 5 1 膜

5 界面

6 … … … ィオン打込み

以上

出願人 セイコーエブソン株式会社 代理人 弁理士 上御雅著(他1名)



第 1 図

PTO: 2001-1874

Japanese Published Unexamined (Kokai) Patent Application No. H2-18961, published January 23, 1990; Application No. S63-169592, filed July 7, 1988; Int. Cl.⁵: H01L 27/12 21/76; Inventor: Seiichi Iwamatsu; Assignee: Seiko Epson Corporation; Japanese Title: handoutai kiban no Seizou Houhou (Method for manufacture of a Semiconductor Substrate)

1. Title of Invention

Method for Manufacture of a Semiconductor Substrate

2. Claim

A method for manufacture of a semiconductor substrate, characterized in that, when the following combinations of silicon are adhered to each other due to a silanol reaction: a silicon-silicon combination; a silicon-silicon oxide combination; a silicon oxide-silicon oxide combination, ions are injected into the adhesive interface.

3. Detailed Description of the Invention

[Field of Industrial Application]

This invention pertains to manufacturing methods for silicon on insulator (SOI) substrates.

[Prior Art]

A technology to adhere the following combinations of silicon due to a silanol reaction are conventionally known: a silicon-silicon combination; a silicon-silicon oxide combination;

a silicon oxide-silicon oxide combination; by using said technology, SOI substrates are manufactured.

[Problem of Prior Art to Be Addressed]

However, according to prior art technology, the adhesive interfaces are partially peeled.

This is a disadvantage of prior art technology.

The present invention is produced to eliminate said disadvantage and aims to offer a method for manufacture of a new SOI substrate so as to prevent a partial peeling occurred onto the adhesive interfaces.

[Measures to Solve the Problem]

The present invention is characterized in that, when the following combinations of silicon are adhered to each other due to a silanol reaction: a silicon-silicon combination; a silicon-silicon oxide combination; a silicon oxide-silicon oxide combination, ions are injected into the adhesive interfaces.

[Embodiment]

The present invention is described hereinbelow with reference to the embodiment.

Fig.1 is a cross-sectional view of a main part of a SOI substrate manufactured by using a method as in an embodiment of the present invention. More specifically, a SiO_2 film (1) 2 is formed onto the surface of a Si substrate 1 at about 1 μ m and then brought into contact with

a SiO₂ film (2) 3 formed onto the surface of another Si substrate at about 1 μ m; by heating to several hundred degrees, SiO₂ films (1) 2 and (2) 3 are adhered with each other due to a silanol reaction; a polishing is applied from the back surface of another Si substrate so as to leave a Si film 4 at about 2 μ m. In this stage, SiO₂ films (1) 2 and (2) 3 are still temporarily adhered; for example, the temperature is heated to about 1000°C, an interface 5 is partially peeled. For said reason, when an ion injection 6 is applied onto the entire interface at an about 3,000,000 electronic volt in advance by using the following types of ions: Si; O; N; H; P; B; As, so that the concentration distribution of ion seeds becomes maximum right on interface 5, a type of ion beam mixing effects occurs onto interface 5; because of this, a partial peeling does not occur even when a heating is applied later.

[Advantageous Result of the Invention]

When the present invention is used, a peeling of a Si film from the adhesive surface of a SOI substrate can be prevented.

4. Brief Description of the Invention

Fig.1 is a cross-sectional view of a main part of a SOI substrate manufactured by using a method as in an embodiment of the present invention.

- 1...Si substrate
- 2...SiO₂ film (1)
- 3...SiO₂ film (2)

- 4...Si film
- 5...Interface
- 6...Ion injection

Translations Branch U.S. Patent and Trademark Office 3/26/01 Chisato Morohashi